



# Self-aligned vertical double-gate MOSFET (VDGM) with the oblique rotating ion implantation (ORI) method

Ismail Saad<sup>a,b,\*</sup>, Razali Ismail<sup>b</sup>

<sup>a</sup> School of Engineering & IT, Universiti Malaysia Sabah, 88999 Kota Kinabalu, Sabah, Malaysia

<sup>b</sup> Faculty of Electrical Engineering, Universiti Teknologi Malaysia, 81310 UTM Skudai, Johor, Malaysia

## ARTICLE INFO

### Article history:

Received 21 January 2008

Accepted 22 March 2008

Available online 7 May 2008

### Keywords:

Vertical MOSFET

Double-gate FET

DIBL

Nanoscale MOSFET

Oblique rotating ion implant

## ABSTRACT

A process of making a symmetrical self-aligned n-type vertical double-gate MOSFET (n-VDGM) over a silicon pillar is revealed. This process utilizes the technique of oblique rotating ion implantation (ORI). The self-aligned region forms a sharp vertical channel profile and decreases the channel length  $L_g$ . A tremendous improvement in the drive-on current is noted. The electron concentration profile obtained demonstrates an increased number of electrons in the channel injected from the source end as the drain voltage increases. The enhanced carrier concentration results in significant reduction in the off-state leakage current and improves the drain-induced barrier-lowering (DIBL) effect. These simulated characteristics when compared to those in a fabricated device without the ORI method show the distinct advantage of the technique reported for suppression of short-channel effects (SCE) in nanoscale vertical MOSFET.

© 2008 Elsevier Ltd. All rights reserved.

## 1. Introduction

Aggressive scaling of complementary metal-oxide semiconducting (CMOS) technology to nanoscale dimensions requires an innovative approach for overcoming various physical limits. One such limit is the minimum gate oxide ( $t_{ox}$ ) thickness required to limit the undesirable gate leakage. The corresponding short-channel effects (SCE) include leakage current, drain-induced barrier lowering (DIBL), threshold voltage ( $V_T$ ) roll-off and velocity saturation. All these effects need to be carefully examined in assessing the performance behavior. A channel on a side of an insulating pillar made of  $\text{SiO}_2$  in a vertical MOSFET is forecasted to be an attractive solution [1] for sustaining the scaling of CMOS technology into nanometer regime. This structure offers a number of advantages over planar MOSFET [2]. Firstly, the channel length ( $L_g$ ) has no dependence on the critical lithography. Secondly, the vertical MOSFET can double the channel width per transistor area, leading to an increased packing density and the drive-on current that is twice as large. Thirdly, a fully depleted (FD) vertical MOSFET provides an almost ideal sub-threshold slope and excellent SCE immunity. Considering these advantageous features, the vertical double-gate MOSFET (VDGM) is

suitable for high-density, low-voltage, and low-power DRAM applications.

In general, there are two methods to fabricate vertical MOSFET. One alternative is to utilize the epitaxial growth such as molecular beam epitaxy (MBE) [3–5]. However, this approach is not CMOS compatible. The other alternative is to etch silicon pillars and then diffuse the implanted dopants [6]. Nevertheless, the minimum channel length that can be achieved in this way is limited by the height of silicon pillar and by the thickness of nitride fillets [7]. Non-self-aligned channels also contribute to this problem. As a result, unacceptable high  $V_T$  and DIBL, large leakage current and low drive current are observed for a device with  $L_g = 125$  nm. This limits the scaling of a device to nanoscale. To address these problems, an oblique rotating ion implantation (ORI) method was employed for making a self-aligned symmetrical source/drain region over the silicon pillar. In this way, a sharp vertical channel profile over a pillar is obtained, which improved the current drivability and the controllability of threshold voltage [8]. Subsequently, these desirable features are able to suppress the SCE when scaling the device into the nanometer regime [9–11].

In Section 2, the process simulation [12] leading to the device structure studied is presented. This is followed by the device simulation to obtain the  $I$ – $V$  characteristics in Section 3. Section 4 gives the analysis of doping profiles resulting in electron concentration in the channel. Comparative outcomes are discussed in Section 5, with and without the ORI method. The major findings of this work are summarized in the concluding Section 6.

\* Corresponding author at: School of Engineering & IT, Universiti Malaysia Sabah, 88999 Kota Kinabalu, Sabah, Malaysia.

E-mail addresses: [ismail\\_saad03@yahoo.com](mailto:ismail_saad03@yahoo.com), [ismail\\_s@ums.edu.my](mailto:ismail_s@ums.edu.my) (I. Saad), [razali@utm.my](mailto:razali@utm.my) (R. Ismail).




Fig. 1. Cross-section of vertical MOSFET with oblique rotating ion implantation (ORI).

## 2. Device structure

The proposed device structure is similar to vertical MOSFET with fillet-local-oxidation (FILOX) for parasitic capacitance reduction [13]. However, here the structure has been enhanced with a symmetrical self-aligned source/drain region and a sharp vertical channel profile over the silicon pillar. The method of ORI is employed to reveal this unique feature of the device structure. Fig. 1 shows the cross-section view of an n-VDGM fabricated using the ORI method.

Prior to the device fabrication process, a finer mesh is defined for the critical area in the vicinity of the channel. The p-type boron-doped ( $1 \times 10^{19} \text{ cm}^{-3}$ ) silicon wafer  $\langle 100 \rangle$  is used as the substrate. Dry etch of the silicon pillars is carried out to a height of about 220 nm using nitride masks. Stress relief oxide of 20 nm was thermally grown using dry oxygen to relieve the stress between the ensuing nitride layer and silicon. A nitride layer is deposited that is followed by active area definition through anisotropic dry etch. Subsequently, formation of FILOX took place by thermally grown 60-nm-thick oxide layers. The area protected by the nitride spacers was not affected by oxide growth; thus a thick oxide layer was formed on the whole active area and on the top of the pillar. The self-aligned source/drain regions are implanted using  $45^\circ$  tilt Arsenic with a dose of  $6 \times 10^{15} \text{ cm}^{-2}$  and energy of 150 keV. This process was repeated again after  $180^\circ$  wafer rotation for the other side of the pillar (Fig. 1). The stress relief oxide is removed by an isotropic wet etch leaving an approximately 40-nm-thick FILOX oxide on the top and bottom of the pillar. A 3 nm gate oxide is thermally grown on the sidewall of the pillar. Then a 200 nm in-situ n+ doped (As,  $5 \times 10^{19} \text{ cm}^{-3}$ ) polysilicon layer is deposited and patterned by dry etch. In this way n-type polysilicon spacers are created on the left and right of the pillar for double-gate definition. A thick oxide isolation layer was then deposited and rapid thermal annealing (RTA) at  $1100^\circ \text{C}$  for 0.17 min is performed for dopant activation. Geometrical etch of oxide is done to open a window for drain electrodes deposited and patterned. A mask is used to cover the drain electrodes from the subsequent process of opening source window, depositing aluminum and patterning source contacts.

## 3. Device simulation

Various electrical characteristics of devices were done by solving Poisson's equation and continuity equation numerically

and self-consistently within explicitly defined meshes of the devices. The electrical potential energy and electronic band structures can be computed using Poisson's equation. Continuity equations for electrons and holes are then used to calculate the current densities of electrons and holes. The Boltzmann transport framework is used in solving these two equations. The relationship between the current density of electrons/holes and carrier concentration as well as the quasi-Fermi potential is exhibited during this self-consistent process. Since vertical MOSFET is a non-planar device, the correlation between carrier mobility, carrier concentration, temperature and the electric field can be described as a semi-empirical equation presented in Ref. [14]. In a low electric field, the carrier mobility is given by three components that are combined using Matthiessen's rule

$$\mu_{\text{T}}^{-1} = \mu_{\text{AC}}^{-1} + \mu_{\text{b}}^{-1} + \mu_{\text{sr}}^{-1} \quad (1)$$

$\mu_{\text{AC}}$  is the surface mobility limited by scattering with acoustic phonons given by

$$\mu_{\text{AC}} = \frac{B}{E_{\perp}} + \frac{CN^{1/8}}{T_{\text{L}}E_{\perp}} \quad (2)$$

where  $B = 4.75 \times 10^7 \text{ cm}^2/\text{Vs}$ ,  $C = 1.74 \times 10^5$ ,  $N$  is the total doping concentration,  $E_{\perp}$  the transverse field and  $T_{\text{L}}$  is the lattice temperature in Kelvin.  $\mu_{\text{b}}$  is the mobility limited by scattering with optical intervalley phonons given by

$$\mu_{\text{b}} = \mu_0 + \frac{[\mu_{\text{m}}(T_{\text{L}}/300)^{-2.5} - \mu_0]}{1 + (N_{\text{A}}/C_{\text{r}})^{0.680}} - \frac{\mu_1}{1 + (C_{\text{s}}/N_{\text{A}})^2} \quad (3)$$

where  $\mu_0 = 52.2 \text{ cm}^2/(\text{Vs})$ ,  $\mu_{\text{m}} = 1417 \text{ cm}^2/(\text{Vs})$ ,  $\mu_1 = 43.4 \text{ cm}^2/(\text{Vs})$ ,  $C_{\text{r}} = 9.86 \times 10^{16} \text{ cm}^{-3}$ ,  $C_{\text{s}} = 3.43 \times 10^{20} \text{ cm}^{-3}$  and  $N_{\text{A}}$  is the total density of impurities.  $\mu_{\text{sr}}$ , the surface roughness factor for electrons, is given by

$$\mu_{\text{sr}} = \delta/E_{\perp}^2 \quad (4)$$

where  $\delta = 5.82 \times 10^{14} \text{ cm}^2/(\text{Vs})$ . The mobility degradation due to presence of the electric field is given by the relation

$$\mu_{\text{n}}(E_{\parallel}) = \mu_{\text{n0}}[1/1 + (\mu_{\text{n0}}E_{\parallel}/\text{VSATN})]^2 \quad (5)$$

where  $\mu_{\text{n0}}$  is the electrons low-electric-field mobility and  $E_{\parallel}$  is the longitudinal electric field in the direction of current. VSATN is the saturated drift velocity calculated from the temperature-dependent model [15]

$$\text{VSATN} = v^*/1 + C \exp(T_{\text{L}}/\theta) \quad (6)$$

where  $v^* = 2.4 \times 10^7 \text{ cm/s}$ ,  $C = 0.8$  and  $\theta = 600 \text{ K}$ . The recombination behaviors between electrons and holes are described by Shockley–Read–Hall equation with fixed carrier lifetimes. An interface fixed oxide charge of  $3 \times 10^{10} \text{ C/m}^2$  is assumed with the presence of an n-type polysilicon gate.

## 4. Device profiles analysis

The vertical and horizontal doping profiles of the device are shown in Fig. 2. The effective channel length  $L_{\text{g}}$  is 50 nm as observed in Fig. 2(a). Also shown is the boron-doping profile ranging from  $5 \times 10^{18}$  to  $7.45 \times 10^{18} \text{ cm}^{-3}$  in the channel. Arsenic-doping profiles for the source and the drain have a peak value of  $2.60 \times 10^{20}$  and  $3.53 \times 10^{20} \text{ cm}^{-3}$ , respectively. In Fig. 2(b) the silicon thickness  $t_{\text{si}} = 136 \text{ nm}$  is shown, which indicates the partially depleted (PD) operation of the device. The junction depth for the source is 106 nm, giving a sheet resistance of  $33 \Omega/\text{sq}$ . The junction depth for the drain is 126 nm, giving a sheet resistance of  $16 \Omega/\text{sq}$ . The high body doping is needed for overcoming SCE [16]. The degradation of the carrier mobility




Fig. 2. Doping profile of vertical double-gate MOSFET (a) vertical doping shows region doping &  $L_g = 50$  nm (b) horizontal doping shows  $t_{si} = 136$  nm.

inside the nanoscale channel will effectively reduce the leakage current and sustain the threshold voltage roll-off. The low source and drain sheet resistance suggest that the ORI method can control the junction depth in enhancing the drive-on current.

Fig. 3 illustrates the electron concentration profile along the vertical channel from the source to the drain region approximately 2 nm below the Si–SiO<sub>2</sub> interface for both vertical MOSFETs fabricated with the ORI and without ORI technique at  $V_{DS} = 2$  V and  $V_{GS} = 0$  V. As depicted in Fig. 3, vertical MOSFET with the ORI device has a larger concentration of electrons inside the channel injected from the source as the drain voltage increases compared to that without the ORI method. This is mainly due to the symmetrical self-aligned source/drain region over the silicon pillar during the tilted and rotated ion implantation process. Therefore, the off-state leakage current and DIBL effect can be reduced significantly. In addition, the self-aligned regions create a sharp vertical channel profile over the silicon pillar and reduce the channel length. As a result, an improved drive-on current can be observed prominently.




Fig. 3. Electron concentration profile of vertical double-gate MOSFET for both with and without the ORI method at  $V_{DS} = 2$  V and  $V_{GS} = 0$  V.




Fig. 4. Sub-threshold characteristics of vertical double-gate MOSFET for both with and without the ORI method at  $V_{DS} = 25$  mV and  $L_g = 90$  nm.

## 5. Results and discussion

Fig. 4 demonstrates the comparison of sub-threshold characteristic for 90 nm VDGM in ORI and without the ORI device at  $V_{DS} = 25$  mV. The off-state leakage current  $I_{off}$  due to electrons diffused into the substrate is shown to be lower by at least two decades in an ORI device. A significant decrease in sub-threshold swing and threshold voltage is visible in Fig. 2 for an ORI device. The sub-threshold swing declined from 160 to 100 mV/dec and the threshold voltage  $V_T$  from 1.2 to 0.56 V without and with the ORI method, respectively. Higher drive-on current  $I_{on}$  is observed in the ORI device, which increased by a factor of 2 as compared to that without the ORI method. The measured DIBL defined as  $V_T(V_{ds} = 0.025 \text{ V}) - V_T(V_{ds} = 1.0 \text{ V})$  is 94 and 156 mV/V with and without the ORI method, respectively. These results confirm that the symmetrical self-aligned source/drain region has significantly suppressed SCE by enhancing the vertical channel profile over the silicon pillar.




Fig. 5. Output characteristics of vertical double-gate MOSFET for both with and without the ORI method at  $V_{GS} = 1.0$  V and  $L_g = 90$  nm.




Fig. 6. Sub-threshold characteristics of vertical double-gate MOSFET for the fabricated device [7] and without the ORI method device at  $V_{DS} = 25$  mV, 1.0 V and  $L_g = 125$  nm.

Fig. 5 illustrates the comparison of output characteristics for 90 nm VDGM in ORI and without the ORI device at  $V_{GS} = 1.5$  V. Due to the presence of non-self-aligned source/drain regions without using the ORI method, most of the injected electrons from the source are diffused into the substrate rather than swept away by the channel electric field. This increases the leakage current, thereby degrading the drain saturation current  $I_{DSAT}$  prominently as indicated in Fig. 5.  $I_{DSAT} = 50 \mu\text{A}/\mu\text{m}$  without the ORI method is very low. It enhances to  $I_{DSAT} = 200 \mu\text{A}/\mu\text{m}$  in an ORI device. In all respects, the ORI method presents a distinct advantage in improving the device performance.

In validating the simulation process, the simulated and experimental results of a device not using the ORI method are shown in Fig. 6. Excellent agreement between the simulated and experimental results on the 125 nm [7] device is indicative of the fact that the simulation process and the parameters used are valid. Fig. 6 also shows the high leakage current in the sub-threshold region and lower drive-on current in the saturation region. Therefore, the ORI method is distinctly advantageous.

## 6. Conclusion

Unique features of the vertical double-gate NMOSFET (VDGM) structure using the oblique rotating ion implantation (ORI) method is studied by means of device simulation and compared with fabricated device. With the ORI method, symmetrical self-aligned source/drain regions over the silicon pillar and sharp vertical channel profile are obtained. Sharp vertical channel profiles have increased the numbers of electrons in the channel injected from the source and decreased the channel length. These have improved the sub-threshold swing, drive-on current, leakage current, DIBL and drain saturation current significantly. The sub-threshold swing is shown to decline from 160 to 100 mV/dec and the threshold voltage  $V_T$  from 1.2 to 0.56 V, respectively. The drive-on current,  $I_{on}$ , has increased by a factor of 2 while DIBL reduced to 94 mV/V for  $L_g = 90$  nm. The drain saturation current  $I_{DSAT}$  is shown to be sharply increased from 50 to  $200 \mu\text{A}/\mu\text{m}$ . All of these results indicated that the SCE have been improved tremendously. The simulation process has been validated using the available experimental data. It is found that in many aspects the ORI method presents a distinct advantage in improving the device performance. Therefore, utilizing the ORI method in fabricating the unique structure of vertical MOSFET is prominently needed as scaling to the nanometer regime.

## Acknowledgments

The authors would like to acknowledge the financial support from E-Science grant of the Ministry of Higher Education (MOHE) Malaysia. The author is thankful to the Universiti Teknologi Malaysia for providing excellent research environment in which to complete this work.

## References

- [1] International Technology Roadmap for Semiconductor (ITRS)—Emerging Research Devices, vol. 53, no 5, 2006.
- [2] S.K. Jayanarayanan, et al., A novel 50 nm vertical MOSFET with a dielectric pocket, *Solid-State Electron.* 50 (2006) 897–900.
- [3] Kiyoshi Mori, et al., Sub-100-nm vertical MOSFET with threshold voltage adjustment, *IEEE Trans. Electron Devices* 49 (1) (2002).
- [4] J.M. Hergenrother, et al., The vertical replacement (VRG) MOSFET: a 50 nm vertical MOSFET with lithography-independent gate length, *IEDM Tech. Dig.* (1999) 75–78.
- [5] Haitao Liu, et al., An ultrathin vertical channel MOSFET for sub-100-nm applications, *IEEE Trans. Electron Devices* 50 (5) (2003).
- [6] Thomas Schulz, et al., Short-channel vertical sidewall MOSFETs, *IEEE Trans. Electron Devices* 48 (8) (2001).
- [7] Enrico Gili, et al., Single, double and surround gate vertical MOSFETs with reduced parasitic capacitance, *Solid-State Electron.* 48 (2004) 511–519.
- [8] Y. Okumura, et al., Source-to-drain nonuniformly doped channel (NUDC) MOSFET structure for high current drivability and threshold voltage controllability, *IEEE Trans. Electron Devices* 39 (11) (1992).
- [9] Ismail Saad, Razali Ismail, Numerical simulation analysis of CMOS compatible process of 50 nm vertical single and double gate NMOSFET, in: *Proceedings of the International Conference on Advance Material and Nanotechnology*, (ICAMN 2007) June 2007, Langkawi, Malaysia.
- [10] Ismail Saad, Razali Ismail. Scaling of vertical and lateral NMOSFET in nanometer regime, in: *Proceedings of the IESICO International Workshop and Conference on Nanotechnology*, (IWCN 2007): June 2007, Kuala Lumpur.
- [11] Ismail Saad, Razali Ismail, Characterization analysis of nanoscale vertical double gate NMOSFET (VDGM) using TCAD, in: *International Conference on Materials for Advanced Technologies (ICMAT 2007)*, Singapore, July 2007.
- [12] Silvaco International, Atlas and Athena user Manual Device and Process Simulation Software.
- [13] Enrico Gili, et al., Asymmetric gate-induced drain leakage and body leakage in vertical MOSFETs with reduced parasitic capacitance, *IEEE Trans. Electron Devices* 53 (5) (2006).
- [14] C. Lombardi, et al., A physically based mobility model for numerical simulation of nonplanar devices, *IEEE Trans. Comp.-Aided Des.* 7 (11) (1988).
- [15] S.A. Schwarz, et al., Semi-empirical equations for electron velocity in silicon: part I—bulk, *IEEE Trans. Electron Devices* ED-30 (12) (1983).
- [16] Ismail Saad, Razali Ismail. Design and simulation of 50 nm vertical double gate MOSFET (VDGM), in: *Proceedings of the International Conference on Semiconductor and Electronics*, (ICSE 2006): Dec 2006, Kuala Lumpur.